



MILADO

D8.1

First batch of twenty 8” Si wafers with surface nano-patterns and backside coating

Project number	101134891
Project acronym	MILADO
Project title	Multiwavelength Laser for fast Diagnostic in biomedical and manufacturing applications
Start date of the project	1 st June, 2024
Duration	36 months
Call	HORIZON-CL4-2023-DIGITAL-EMERGING-01

Deliverable type	Demonstrator
Deliverable reference number	CL4-2023-DIGITAL-EMERGING-01-53 / D 8.1 / V1
Work package contributing to the deliverable	WP8
Due date	31 st January 2025 – M08
Actual submission date	31 st January 2025

Responsible organisation	CEA
Editor	Maeva DORON
Dissemination level	PU
Revision	V1

Abstract	This document describes the design and processing of silicon substrate. Those are with suitable architectures for direct epitaxial III-V – semiconductor growth.
Keywords	nano-structured surface of the Si substrate; direct epitaxial growth of III-V-semiconductors on silicon



Funded by the European Union under grant agreement no. 101134891. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union. Neither the European Union nor the granting authority can be held responsible for them.

Editor & Contributors on CEA-Leti

	Name	Position	Organisation	Signature
Editor:	Sonia MESSAOUDENE	Research Engineer	CEA/ DRT/ LETI/ DOPT/ SNAP/ LCO	Electronic signature validation
Editor:	Badhise BEN BAKIR	Research Engineer	CEA/ DRT/ LETI/ DOPT/ SNAP/ LCO	Electronic signature validation
Verifier:	Maeva DORON	Project Pilot	CEA/ DRT/ LETI/ DOPT/ SNAP/ LCO	Electronic signature validation
Approver:	Bertrand BOURLON	Laboratory Head	CEA/ DRT/ LETI/ DOPT/ SNAP/ LCO	Electronic signature validation
Diffusion list	Participants in MILADO project			

Disclaimer

The information in this document is provided “as is”, and no guarantee or warranty is given that the information is fit for any particular purpose. The content of this document reflects only the author’s view – the European Commission is not responsible for any use that may be made of the information it contains. The users use the information at their sole risk and liability.

Executive Summary

This brief report is to accompany the delivery of deliverable (D) 8.1: “First batch of twenty 8” Silicon (Si) wafers with surface nano-patterns and backside coating”, which is of the “Demonstrator (DEM)” type. It describes the design and fabrication processing of this first batch. The obtained 20 wafers are with suitable architectures for direct epitaxial III-V –semiconductor growth.

Table of Content

Chapter 1	Introduction	5
1.1	Context.....	5
1.2	Description of work.....	5
1.3	Role of participants in WP8.....	6
Chapter 2	Design of silicon substrates.....	7
2.1	Bibliography	7
2.2	Internal CEA-Leti know-how.....	7
Chapter 3	Processing of silicon substrates	9
3.1	Base wafer preparation: design variants	9
3.2	Base wafer preparation: mask design	10
3.3	Base wafer preparation: fabrication result.....	11
Chapter 4	Summary and conclusion.....	12
Chapter 5	List of abbreviations	13

List of Figures

Figure 1: Snapshot of the scientific paper at the basis of the technology used in the present study.	7
Figure 2: Snapshot of previous technology developed in CEA-Leti, work driven by Laurence Andreutti.....	8
Figure 3: Design of variants for the wafers processing.	9
Figure 4: Opto-geometrical parameters were discussed with colleagues from FHG.	9
Figure 5: Zoom-in on one part of the field designed for the mask.	10
Figure 6: General view of the two masks used for the wafer processing	10
Figure 7: FIB measurement after the processing of one wafer	11

Chapter 1 Introduction

1.1 Context

The goal of work package (WP) 8 is the development of direct epitaxial growth of III-V-semiconductors on silicon towards monolithic integration of high-quality Quantum Cascade Laser (QCL). In contrast to the III-V-onto-Si bonding approach, which is limited by large-area III-V-substrate availability and the elaborate bonding process, the monolithic integration of III-V-semiconductors will greatly increase the manufacturing productivity and reduce device costs and feature size, enabling large volume market diagnostic devices. Facing challenges such as strain induced defect formation, anti-phase domains and different thermal expansion coefficients, which limit device performance and reliability, WP8 establishes measures for low defect III-V-growth, developing the Si-substrate architecture, processing and treatment, suitable epitaxial growth conditions and heterostructure design, and a profound structural analysis of the grown material. Emphasis lies in the compatibility with the existing complementary metal-oxide-semiconductor (CMOS) process technology for the full integrability in the high-volume manufacturing capabilities.

1.2 Description of work

Task 8.1 Design and processing of silicon substrates with suitable architectures for epitaxial III-V-semiconductor growth (M06-M28; Task Lead: CEA)

The direct growth of III-V-semiconductor on "plain" (001) Si is not favourable since the formation of strain-induced defects and anti-phase domains caused by monoatomic Si surface steps would severely limit the crystal quality of the III-V-material and thus device performance and reliability. The defect formation can be countered by a carefully designed, nano-structured surface of the Si substrate. In task (T) 8.1, a variety of different geometries will be developed together with Fraunhofer - Institut für Angewandte Festkörperphysik (FHG - IAF) and in total three batches of twenty 200 mm Silicon wafers will be processed and provided by CEA for the overgrowth at FHG - IAF in T8.2. Additionally, wafer backside coatings will be applied to counter act strain induced wafer deformation caused by the different lattice constants and thermal expansion coefficients of III-V-material and Si. Surface design and strain compensating measures will continuously be evaluated and adapted in T8.2.

Task 8.2 Development and analysis of the epitaxial growth of III-V-semiconductors on structured Si (M13-M28; Task Lead: FHG)

In T8.2, epitaxial growth of III-V-semiconductors is performed and analysed on the patterned substrates provided under T8.1. The quality of the material is strongly dependent on the substrate, the epitaxial growth conditions and the employed layer structure including measures for suppressed defect generation such as strain releasing buffers and defect filter layers. To analyse and optimize epitaxial layer quality, a simplified heterostructure suitable for easy-access epitaxial layer characterisation by high-resolution X-ray diffraction (HR-XRD), atomic force microscopy (AFM), and tunnelling electron microscopy (TEM) will be implemented. Iterative adjustments of the substrate geometry, substrate surface treatment, growth conditions and sample structure will be performed to successively reduce defect sites within the III-V-material. An additional focus lies on gaining a better understanding on different relevant defect generation mechanisms.

Task 8.3 Epitaxial growth of QCL heterostructures on Si and fabrication of a QCL test device (M29-M36; Task Lead: FHG)

Based on the insights gained in T8.2, established QCL test structures will be epitaxially grown on patterned 200 mm Si substrates and analysed using the structural analysis methods listed above. In order to perform electroluminescence measurements, an adapted process technology for structuring and contacting the QCL on Si will be developed and applied at FHG - IAF. These first measurements on electrical and electrooptical characteristics will enable insights into the specific device tolerances and relevant degradation processes to be considered towards the further development of the monolithic integration of QCL heterostructures on Si.

1.3 Role of participants in WP8

FHG develops the Si surface treatment, the epitaxial growth of III-V-semiconductor and QCL heterostructures on nano-patterned Si and performs the structural analysis, device processing and electroluminescence measurements. **CEA** develops and performs the nano-patterning process on 200 mm Si substrates based on the geometry designs developed together with FHG. Strained backside coating of the substrates will be implemented. In total, three batches of twenty 200 mm Silicon wafers will be provided for FHG.

D8.1	First batch of twenty 8" Si wafers with surface nano-patterns and backside coating	WP8	CEA	DEM	PU	M08
<i>The required Si-substrates will be structured and provided by CEA according to the geometry and process developed together with IAF and will subsequently be overgrown with III-V-semiconductor material.</i>						

Chapter 2 Design of silicon substrates

2.1 Bibliography

Technical exchanges between FHG – IAF and CEA-Leti led to the design of silicon substrates with suitable architectures for epitaxial III-V-semiconductor growth. This design is inspired from work performed in the Interuniversity Microelectronics Centre (IMEC). Figure 1 below shows a publication which inspired the used design.

Application of an Sb Surfactant in InGaAs Nano-ridge Engineering on 300 mm Silicon Substrates

Bernardette Kunert,* Reynald Alcotte, Yves Mols, Marina Baryshnikova, Niamh Waldron, Nadine Collaert, and Robert Langer





Cite This: *Cryst. Growth Des.* 2021, 21, 1657–1665



Read Online

ACCESS |

 Metrics & More

 Article Recommendations

ABSTRACT: Nano-ridge engineering (NRE) is a novel heteroepitaxial integration approach for III–V devices on Si substrates. It starts with selective area growth in narrow trenches for misfit defect trapping. Growth is then continued out of the trenches to engineer the nano-ridges (NRs). Different device concepts such as lasers and transistors have been demonstrated using box-shaped NRs. To widen the field of applications, NRE is extended to the alloy $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$. The In and Ga incorporation depends strongly on the exposed NR facets; hence, composition fluctuation has to be limited to avoid misfit defect formation. Growth conditions, which typically ensure the formation of a box-shaped NR, result in nonuniform InGaAs NR lines. For the first time, an Sb surfactant was applied in NRE to achieve uniform and box-shaped InGaAs NRs. A detailed structural investigation shows that the presence of Sb improves the In-distribution in the NR but reduces the gliding efficiency of threading dislocations, which is essential for the misfit defect reduction inside the trench. A two-step growth approach was developed to overcome this drawback and to still benefit from the desired impact of a surfactant on the InGaAs box-formation, which ensures InGaAs NRs with high crystal quality.




Figure 1: Snapshot of the scientific paper at the basis of the technology used in the present study.

2.2 Internal CEA-Leti know-how

In CEA-Leti, previous work was done by Laurence Andreutti and colleagues. The objective was to obtain an anisotropic etching of the Silicon with the solvent TMAH (TetraMethyl Ammonium Hydroxide, $[(\text{CH}_3)_4\text{NOH}]$). Figure 2 below shows the obtained results. The same process was used to prepare the wafers for D8.1.

Results: SEM &FIB images




Figure 2: Snapshot of previous technology developed in CEA-Leti, work driven by Laurence Andreutti.

Chapter 3 Processing of silicon substrates

The colleagues working at FHG - IAF will perform direct epitaxy growth on the nanostructured wafer during the MILADO project. For this reason, a few variants were designed to investigate the impact of nanostructuring on the growth. Figure 3 and Figure 4 show the proposed variants. Feedback will be provided by FHG for further base wafers processing.

3.1 Base wafer preparation: design variants


Base wafer preparation -3 different design



Figure 3: Design of variants for the wafers processing.

Design

State-of-the-art for QWs emitting in the NIR




Nano-ridge ~0.5µm wide



001 – Silicon substrate Ø 300mm
STI etching: SiO₂ 300nm
Wet-etching Si TMAH
Structure size : 5mm long cavities /60 to 500nm wide
(aspect ratio : 1,6 to 5)

Our need



Opto-geometrical parameters to be defined:

1. Oxide thickness: aspect ratio > 2, nice to have >3
2. Width of the cavity : 1,5 µm (GDS1) & 2µm (GDS2)
3. Periodicity: gap of 10µm & 20µm in-between lines

Figure 4: Opto-geometrical parameters were discussed with colleagues from FHG.

3.2 Base wafer preparation: mask design

Figure 5 and Figure 6 show the mask design necessary to obtain the desired nanostructure on the wafers, before they are processed for epitaxy at FHG - IAF.

Zoom-in




Figure 5: Zoom-in on one part of the field designed for the mask.

Layout

General overview:




Figure 6: General view of the two masks used for the wafer processing

3.3 Base wafer preparation: fabrication result

We proceeded to the fabrication following the design plans exposed above. Figure 7 shows a focused ion beam (FIB) measurement performed after our first calibration. The cavity is filled with tungsten for the FIB measurement and to prevent from electronic charging in SiO_2 . We observe a sharp triangle, and we also notice a lateral over-etch. For the next step, we will reduce the time from 1 hour to less than 30 minutes. This configuration can be seen as a new opportunity to be evaluated to break the dislocation vertically while maintaining the same SiO_2 aperture for the re-growth.




Figure 7: FIB measurement after the processing of one wafer

Chapter 4 Summary and conclusion

The goal of WP8 is the development of direct epitaxial growth of III-V-semiconductors on silicon towards monolithic integration of high quality QCL. Based on the literature results and internal know-how, CEA-Leti designed a process to perform nano-structuration on wafers. We detail the variants and the mask design. We obtained twenty wafers with nano-structuration. These wafers constitute D8.1 which is of the “Demonstrator” type.

Chapter 5 List of abbreviations

Abbreviation	Translation
AFM	Atomic force microscopy
CEA-Leti	Commissariat à l'énergie atomique et aux énergies alternatives - Laboratoire d'électronique et de technologie de l'information
CMOS	Complementary metal-oxide-semiconductor
D	Deliverable
DEM	Demonstrator
FHG-IAF	Fraunhofer-Institut für Angewandte Festkörperphysik
FIB	Focused ion beam
HR-XRD	high-resolution X-ray diffraction
IMEC	Interuniversity Microelectronics Centre
QCL	Quantum cascade laser
SEM	Scanning electron microscopy
Si	Silicon
T	Task
TEM	Tunnelling electron microscopy
TMAH	TetraMethyl Ammonium Hydroxide
WP	Work package